1





Parallel Programming Intro

Ruud van der Pas

Senior Staff Engineer Technical Developer Tools Sun Microsystems, Menlo Park, CA, USA

"Parallel Programming in Computational Engineering and Science"
RWTH Aachen University, Aachen, Germany
March 23-27, 2009

RvdP/V1


Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

² Outline





- □ Intro Performance Tuning
- □ Multicore Processor Architectures
- □ Parallel Architectures
- □ Parallel Programming Basics
- □ Parallel Programming Models

3



Intro Performance Tuning

RvdP/V1

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

4

Why Bother Tuning An Application



Compare two computers: System A and System B

The CPU of System B is "n" times faster
The Memory of System B is "k" times faster


Application Execution Time "T(A)" on System A:


$$T(A) = T(cpu) + T(memory) := f*T(A) + (1-f)*T(A)$$


with $f \in [0,1]$


The execution time "T(B)" on System B is then given by:


$$T(B) = f^*T(A)/n + (1-f)^*T(A)/k$$


























15

Five Different Ways To Optimize





1. Operating System features

✓ Effort: nothing, just use them

2. Faster libraries

✓ Effort: relink your application or use environment variables

In practice one tends

to use a combination

of all of these five

3. The compiler

✓ Effort: read

4. Source code changes

✓ Effort: "unlimited"

5. Parallelization

✓ Effort: anything between trivial and substantial

RvdP/V1


Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

16





Multicore Processor Architectures


RvdP/V1

Parallel Programming Intro

17

What is a Multicore Architecture ?






- □ In a Multicore processor, there is more than "one" core
 - A "core" is not well defined A (very) simplified view is to see it as a CPU
- □ Different implementations possible and available
 - Could be two levels of parallelism for example
 - Like Sun's UltraSPARC™ T1 or T2 processor
 - Multiple cores and multiple threads within one processor
- □ Often, there is also a cache hierarchy of private and shared caches
- □ For the developers, it mostly matters there is hardware parallelism at the chip level they can take advantage of

RvdP/V1


Parallel Programming Intro



Sun

PPCES 2009 RWTH Aachen March 23-27 2009

19



The UltraSPARC IV Processor



RvdP/V1

Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

Sun

PPCES 2009 RWTH Aachen March 23-27 2009


20








RvdP/V1

Parallel Programming Intro










Sun

PPCES 2009 RWTH Aachen March 23-27 2009

⁹ 25





The UltraSPARC T1 Processor




RvdP/V1

Parallel Programming Intro










Parallel Programming Intro

Sun







30




AMD Opteron








RvdP/V1


Parallel Programming Intro













Summary





- □ Multicore has arrived and is here to stay
- □ Substantial differences between architectures
 - Number of cores
 - Number of threads per core
 - Cache organization
 - ∨ Caches private to one core
 - ◆ Typical at the L1 level (instruction, data, TLB)
 - √ Shared caches
 - ◆ Could be more than one
 - ♦ How many cores share one cache
- □ To the developer this means that about every processor is, or soon will be, a (small) parallel computer






39

Caches in a parallel computer






- □ A cache line starts in memory
- Over time multiple copies of this line may exist

Cache Coherence ("cc"):

- ✓ Tracks changes in copies
- Makes sure correct cache line is used
- Different implementations possible
- Need hardware support to make it efficient



Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved


PPCES 2009 RWTH Aachen March 23-27 2009

40


RvdP/V1

Cache Coherence ("cc")





- Needed in a write-back cache organization
- □ Keeps track of the status of cache lines
- □ This is called the "state" information



- □ The system uses signals ("coherence traffic") to update the status bits of cache lines
- □ Cache Coherence is a very convenient feature to have
- □ It makes it possible to build <u>efficient</u> shared memory parallel systems

RvdP/V1

Parallel Programming Intro

PPCES 2009 March 23-27 2009

41

Snoopy based Cache Coherence






- □ Also called "Broadcast" cache coherence
 - All addresses sent to all devices
 - Result of the snoop is computed in a few cycles

Advantages:

- Low latency in general
- Fast cache-to-cache transfers

Disadvantage

- Data bandwith limited by snoop bandwidth
- Difficult to scale to a large number of processors



RvdP/V1

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved

PPCES 2009 RWTH Aacher March 23-27 2009


42

Directory based Cache Coherence

□ Also called SSM (Scalable Shared Memory)







- ☐ This is a point-to-point protocol
- □ Through a directory, the system keeps track which processor(s) are involved in a particular line
- Address requests sent to specific caches only

Advantages:


- Bandwidth can be much greater
- Scalable to large processor count


□ Disadvantages

- Latency is usually longer and no longer uniform
- Slower cache-to-cache transfers
- Need to store the additional directory entries

RvdP/V1

Parallel Programming Intro







Uniform Memory Access (UMA)

45







□ Also called "SMP" (Symmetric Multi Processor)

- Memory Access time is Uniform for all CPUs
- □ CPU can be multicore
- □ Interconnect is "cc":
 - Bus
 - Crossbar
- No fragmentation -Memory and I/O are shared resources

Pro

- ✓ Easy to use and to administer
- ✓ Efficient use of resources

Con

- Said to be expensive
- Said to be non-scalable

RvdP/V1


Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

46

NUMA



- □ Also called "Distributed Memory" or NORMA (No Remote Memory Access)
- □ Memory Access time is Non-Uniform
- □ Hence the name "NUMA"
- □ Interconnect is not "cc":
 - Ethernet, Infiniband, etc.
- □ Runs 'N' copies of the OS
- □ Memory and I/O are distributed resources

Pro

- ✓ Said to be cheap
- ✓ Said to be scalable

Con


- ✓ Difficult to use and administer
- In-efficient use of resources


RvdP/V1

Parallel Programming Intro

Cluster of SMP/Multicore nodes







- Second-level interconnect is not cache coherent
 - Ethernet, Infiniband, etc,
- □ Hybrid Architecture with all Pros and Cons:
 - UMA within one SMP/Multicore node
 - NUMA across nodes

RvdP/V1


Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

cc-NUMA









- □ Two-level interconnect:
 - UMA/SMP within one system
 - NUMA between the systems
- □ Both interconnects support cache coherence i.e. <u>the</u> <u>system is fully cache coherent</u>
- ☐ Has all the advantages ('look and feel') of an SMP
- □ Downside is the Non-Uniform Memory Access time

RvdP/V1

Parallel Programming Intro






51

What Is Parallelization?





"Something" is parallel if there is a <u>certain level</u> of independence in the order of operations

In other words, it doesn't matter in what order those operations are performed

- ◆ A sequence of machine instructions
- ◆ A collection of program statements
- ◆ An algorithm
- ◆ The problem you're trying to solve



RvdP/V1

Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009


52

What is a Thread?





- ♦ Loosely said, a thread consists of a series of instructions with it's own program counter ("PC") and state
- ♦ A parallel program executes threads in parallel
- ♦ These threads are then scheduled onto processors




RvdP/V1

Parallel Programming Intro

53

Parallel Overhead








- ☐ The goal is to reduce the wall clock time
- □ The total CPU time often exceeds the serial CPU time:
 - The newly introduced parallel portions in your program need to be executed
 - Threads need time sending data to each other and synchronizing ("communication")
 - ✓ Often the key contributor, spoiling all the fun
- □ Typically, things also get worse when increasing the number of threads
- □ Efficient parallelization is about minimizing the communication overhead

RvdP/V1

Parallel Programming Intro








Parallel Programming Intro


PPCES 2009 RWTH Aacher March 23-27 2009

57

About scalability







In some cases, S(P) exceeds P

This is called "superlinear" behaviour

Don't count on this to happen though

- Define the speed-up S(P) as S(P) := T(1)/T(P)
- ◆ The efficiency E(P) is defined as E(P) := S(P)/P
- ◆ In the ideal case, S(P)=P and E(P)=P/P=1=100%
- Unless the application is embarrassingly parallel, S(P) eventually starts to deviate from the ideal curve
- Past this point P_{opt}, the application sees less and less benefit from adding processors
- Note that both metrics give no information on the actual run-time
- As such, they can be dangerous to use

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

RvdP/V1

PPCES 2009 RWTH Aachen March 23-27 2009

58

Amdahl's Law





Assume our program has a parallel fraction "f"

This implies the execution time T(1) := f*T(1) + (1-f)*T(1)On P processors: T(P) = (f/P)*T(1) + (1-f)*T(1)Amdahl's law:

$$S(P) = T(1)/T(P) = 1 / (f/P + 1-f)$$

Comments:

- ► This "law' describes the effect the non-parallelizable part of a program has on scalability
- ▶ Note that the additional overhead caused by parallelization and speed-up because of cache effects are not taken into account


Parallel Programming Intro


PPCES 2009 RWTH Aachen March 23-27 2009

59

Amdahl's Law







- It is easy to scale on a small number of processors
- Scalable performance however requires a high degree of parallelization i.e. f is very close to 1
- This implies that you need to parallelize that part of the code where the majority of the time is spent
- Use the performance analyzer to find these parts

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

60

RvdP/V1

Amdahl's Law in practice





We can estimate the parallel fraction "f"

Recall: T(P) = (f/P)*T(1) + (1-f)*T(1)

It is trivial to solve this equation for "f":

$$f = (1 - T(P)/T(1))/(1 - (1/P))$$

Example:

$$T(1) = 100$$
 and $T(4) = 37 => S(4) = T(1)/T(4) = 2.70$
 $f = (1-37/100)/(1-(1/4)) = 0.63/0.75 = 0.84 = 84%$

Estimated performance on 8 processors is then:


$$T(8) = (0.84/8)*100 + (1-0.84)*100 = 26.5$$

 $S(8) = T/T(8) = 3.78$

61

Numerical results





Consider:

$$A = B + C + D + E$$

- The roundoff behaviour is different and so the numerical results may be different too
- This is natural for parallel programs, but it may be hard to differentiate it from an ordinary bug

RvdP/V1


Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

62






Parallel Programming Models

RvdP/V1

Parallel Programming Intro

63

How To Program A Parallel Computer ?***



- □ There are numerous parallel programming models
- □ The ones most well-known are:
 - A Cluster Of Systems ("Distributed Memory")
 - ✓ Sockets (standardized, low level)
- → MPI Message Passing Interface (de-facto standard)
 - A Single System ("Shared Memory")
 - ✓ Native Threading Model (standardized, low level)



- ✓ OpenMP (de-facto standard)
- ✓ Automatic Parallelization (compiler does it for you)

RvdP/V1

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009


64





Parallel Programming Models Distributed Memory - MPI

RvdP/V1

Parallel Programming Intro







68

Example - "Hello World"





RvdP/V1

```
amd$ mpicc hello-world.c
#include <stdio
                amd$ mpirun -np 4 ./a.out
#include <stdli
                Hello Parallel World, I am MPI process 2
                Hello Parallel World, I am MPI process 1
#include <mpi.h
                Hello Parallel World, I am MPI process 0
                Hello Parallel World, I am MPI process 3
int main (int a
                amd$
  int me;
 MPI Init(&argc, &argv);
 MPI_Comm_rank(MPI_COMM_WORLD,&me);
 printf("Hello Parallel World, I am MPI process %d\n",me);
 MPI Finalize();
```

Parallel Programming Intro

69

Example - Send "N" Integers





```
#include "mpi.h" include file
you = 0; him = 1;
                         initialize MPI environment
MPI_Init(&argc, &argv);
                                    get process ID
MPI Comm rank(MPI COMM WORLD, &me);
if ( me == 0 ) {
   error_code = MPI_Send(&data_buffer, N, MPI_INT,
                                           WORLD);
                         process 1 receives
} else if ( me == 1 ) {
   error_code = MPI_Recv(&data_buffer, N, MPI_INT,
                         you, 1957, MPI_COMM_WORLD,
                         MPI_STATUS_IGNORE);
                leave the MPI environment
MPI Finalize();
```

Parallel Programming Intro

PPCES 2009 RWTH Aachen March 23-27 2009 70

RvdP/V1

Run time Behavior



Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.



Process 0 **Process 1** you = 1you = 1him = 0him = 0N integers destination = you = 1me = 0me = 1label = 1957MPI Send **MPI** Recv N integers sender = him = 0label = 1957Yes! Connection established

RvdP/V1

71

The Pros and Cons of MPI





□ Advantages of MPI:

- Flexibility Can use any cluster of any size
- Straightforward Just plug in the MPI calls
- Widely available Several implementations out there
- Widely used Very popular programming model
- □ Disadvantages of MPI:
 - Redesign of application Could be a lot of work
 - Easy to make mistakes Many details to handle
 - Hard to debug Need to dig into underlying system
 - More resources Typically, more memory is needed
 - Special care Input/Output

RvdP/V1

Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

72

A Different Way Of Thinking







- □ Because of the distributed memory model, a different way of approaching the problem is required
- ☐ Have to think about:
 - Dividing the problem into pieces
 - How to distribute the data over the nodes
 - Communication pattern between processes

73

Example - Numerical Integration







Parallel algorithm using MPI:

- 1. Master process sends number of points to each MPI process
- 2. Each MPI process then:
 - Defines what set of points to work on
 - Sums up the function values in those points
 - Sends partial sum to main process
- 3. Master process collects partial sums
- 4. Master process computes global sum

RvdP/V1

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

74

Example - Domain Decomposition











RvdP/V1

Parallel Programming Intro










79

Automatic Parallelization (-xautopar)



- □ Compiler performs the parallelization (loop based)
- □ Different iterations of the loop executed in parallel
- □ <u>Same</u> binary used for <u>any</u> number of threads

RvdP/V1

Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved

PPCES 2009 RWTH Aachen March 23-27 2009

80

Automatic Parallelization






- □ Supported on the C, C++ and Fortran compilers
- □ The parallelization is loop oriented:
 - A loop (nest) is first optimized for serial performance
 - Next, the (nested) loop is analyzed for data dependences and parallelized if safe to do so
- □ User can check the parallelization messages with the -xloopinfo option and/or the er_src command
 - The latter gives more elaborate messages
 - ∨ Example: % er_src -scc parallel funcA.o

81

Automatic Parallelization Example





```
void mxv(int m,int n,double *a,double *b[],double *c)
1
2

    parallel loop

3
       for (int i=0; i<m; i++)
 4
5
         double sum = 0.0;
6
          for (int j=0; j<n; j++)
 7
            sum += b[i][j]*c[j];
                                                         *
8
         a[i] = sum;
9
       }
10
```

RvdP/V1

Parallel Programming Intro


Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

82

The Fundamental Problem





M = 0 : Parallel

M = 1 : Not Parallel

What to do if you were a compiler ?


RvdP/V1

Parallel Programming Intro

Sun

PPCES 2009 RWTH Aachen March 23-27 2009


83



Parallel Programming Models Shared Memory - OpenMP

RvdP/V1

Parallel Programming Intro




85

A Black and White comparison



MPI



De-facto standard Endorsed by all key players Runs on any number of (cheap) systems "Grid Ready"

High and steep learning curve
You're on your own
All or nothing model
No data scoping (shared, private, ..)
More widely used (but)
Sequential version is not preserved
Requires a library only
Requires a run-time environment

Easier to understand performance

OpenMP

De-facto standard
Endorsed by all key players
Limited to one (SMP) system
Not (yet?) "Grid Ready"
Easier to get started (but, ...)
Assistance from compiler
Mix and match model
Requires data scoping
Increasingly popular (CMT!)
Preserves sequential code
Need a compiler
No special environment
Performance issues implicit

RvdP/V1

Parallel Programming Intro

Copyright 2009 Sun Microsystems, Inc. All Rights Reserved.

PPCES 2009 RWTH Aachen March 23-27 2009

86



RvdP/V1

The Hybrid Parallel Programming Model

