



Intel® Array Building Blocks

Dr.-Ing. Michael Klemm
Sen. Application Engineer
Software and Services Group

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>



Optimization Notice

Optimization Notice

Intel® compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel® and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the “Intel® Compiler User and Reference Guides” under “Compiler Options.” Many library routines that are part of Intel® compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel® compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors.

Intel® compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel® Streaming SIMD Extensions 2 (Intel® SSE2), Intel® Streaming SIMD Extensions 3 (Intel® SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel® SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors.

While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel® and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not.

Notice revision #20101101



Agenda – Day 1

09:00am	Introduction to Intel® Array Building Blocks (ArBB)
10:30am	Break
10:45am	Introduction to Intel® Array Building Blocks (ArBB)
12:00pm	Lunch
02:00pm	Hands-on
03:30pm	Break
03:30pm	Hands-on
04:45pm	Wrap-up of Day 1
05:00pm	End of Day 1


Agenda – Day 2

09:00am	ArBB Execution Engine
10:30am	Break
10:45am	ArBB Advanced Programming
12:00pm	Lunch
02:00pm	Hands-on
03:15pm	Wrap-up of Day 2
03:30pm	End of Day 2

We've seen this slide before (2008)

Is performance at a plateau?

Historic SPECint 2000 Performance



Source: published SPECint data

Aggressive Performance Ramp

- A sample of points on the Graph!
- Nieuport* 17 C.1 fighter of World War I
- Upgrade for 1973: Dassault* Mirage F1
- Upgrade for 2012: Dassault* nEUROn



Source: Photos from Wikipedia.org


Technological plateaus...

Cessna* 172, 1956 model



Cessna* 172, 2009 model


Why is *everyone* going multi-core?



Power Density Race


Multicore

beating the *power/performance* barrier



Relative single-core frequency and Vcc


Moore's Law Reinterpreted




- Clock frequency no longer increasing
- Speed no longer increasing at former pace
- Number of transistors still growing
- Number of cores rather than clock speed is doubling every 18 months

Future: Multicore and Manycore


All Large Core



Mixed Large and Small Core



All Small Core



Connections to memory bank(s), connections between processors, memory coherency models – all come into play. Diversity!

Online Resources – Intel Academic Community

Intel Academic Showcase Bringing Parallelism to Academia

New Parallelism Courses

Seven newly revamped courses at USC Viterbi School of Engineering will help bring parallelism into the computer science, engineering and business curricula.

See the new courses and downloadable demos! >

[Academic Partnerships >](#)

- Supporting Academic Associations
- Partnering with Government
- Research Sponsorship

Leaders in Parallelism >



Intel Academic Community
Intel Leadership in Academia
Award
Intel Academic Blackbelt: Clay
Breshears

[News & Events >](#)

Teach Parallel Broadcast
Academic Community Blog
Answer and Solution Video

[Courseware >](#)

Training >

[Case Studies >](#)

Intel Software at SC09



SuperComputing 09 was a "don't miss" opportunity for Academics. Recordings of key sessions, on-site interviews, and much more are [available on demand](#).

Multi-Core Programm
2008
Universidad de Costa
Computación e Inform



"El curso
caliente
en cue
aprend
gracias
— Prof

Connect with developers and Intel engineers

[Communities](#)
[Downloads](#)
[Tools](#)
[Forums/Blogs](#)
[Resources](#)
[Software Support](#)

[Home](#) > [Academic](#)

[Edit this page](#) | [Add a section](#)

Academic

Get Started

- [Become a member](#)
- [Forecasts/Tools Licenses](#)
- [英特尔学术社区](#)
- [Academic video podcast](#)

Find What You Need

- [Courseware Access](#)
- [Academic News & Events](#)
- [Answer & Solution Videos](#)
- [Intel Academic Showcase](#)

Collaborate and Share

- [Blogs](#)
- [Forums](#)
- [Teach Parallel Broadcasts](#)
- [Community Member Testimonials](#)

[Access the Many Core Testing Lab](#)

[Access the Community Moodle](#)

View on the map


[Participate in Teach Parallel](#)

</

What is the Intel Academic Community?


- A program to engage university computer sciences professors and departments to prepare students for modern and future Intel technologies, especially parallel computing and manycore.
- We provide an online community, content resources, forums, tools, scaling platforms, curriculum standards, publications etc.
- We partner with governments, top tier university professors, academic curriculum advisory bodies, and Intel Corporate Affairs to build influence and lead curriculum development worldwide.

<http://intel.com/thinkparallel>



Membership in Intel Academic Community

Implementing
parallel
computing into
CS curriculum



85% outside USA

Community Outreach

Teach Parallel on Intel Software Network TV

Options:

Watch our latest broadcast

On Phone
Dr. Alan Kay

On Phone
Tom Murphy

TEACH PARALLEL 21 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 20 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 19 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 17 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 16 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 15 -
CHECK OUT THE DETAILED
SHOW NOTES FOR MORE

TEACH PARALLEL 14 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 13 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 12 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 11 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 10 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 9 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 8 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 7 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 6 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 5 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 4 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 3 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 2 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

TEACH PARALLEL 1 -
A SPECIAL SHOW FILMED
AT THE INTEL DEVELOPER

accessing the list on the player above or
talk below.



Common Strategies for
Parallelism.

Professor Wen-mei Hwu
("Jerry") Sanders III, Micro
Devices Endowed Electrical
and Computer Engineering in
the Co Science Laboratory of
University of Illinois at
Champaign.



Curriculum for Multi-c

Professor Matt Wolf, R
Scientist CERCS Center for
Experimental Research in
Computer Systems.




The View from Intel Research.

Dr. Tim Mattson, Intel Principal
Engineer.



Re-envisioning the Computer
Science Curriculum.

Dr. Dan Reed, Microsoft, Director
of Multicore Research.



Preparing Students for
Ubiquitous Parallelism.

Professor Daniel Ernst, University
of Wisconsin, Eau Claire.

Learn this by trying to integrate and in multiple throughout
into the entry classes, and getting increasingly more focused as
means we have to forgo teaching some things to make space in
been surprisingly little.
[See this episode here.](#)


Dr. Tim Mattson, Intel Principal Engineer, has been an early (an
parallel both in industry and academia. His past work as creator
research on abstractions that bridge across parallel system des
environments, and application software give him a unique pers
parallelism.
[See this episode here.](#)

Dan Reed is Microsoft's Scalable and Multicore Computing Strat
talks about how industry and academia must change to cope w
heterogeneous compute cores.

Professor Ernst has successfully introduced parallelism through
UWEC. His approach is to give students practice with the conce
early and often by integrating them into existing course work.]
[See this episode here.](#)



Dr. John Gustafson. He's not
just a scientist, he's a law!



Dr. James Reinders, Intel
Chief Software Evangelist.



Dr. Robert M. Panoff,
founder and Executive
Director of The Shodor
Education



Dr. David O'Hallaron, Intel Labs
Pittsburgh & Carnegie Mellon
University. Open Cirrus Cloud
Computing Project.



Todd Rosenquist, Sr. Technical
Consulting Engineer, Intel®
Math Kernel Library



Werner Krotz-Vogel, Technical
Marketing Engineer at Intel for
Intel® Cluster Tools



Dr. Jesse Bemley, JEF -The
Joint Educational
Foundation.



Skylar Thompson, Parallel
Octave, Bootable Cluster
CD.



Dr. Julie Mullen, MIT
Lincoln Lab. Parallel Mat
Lab.



Dr. Matt Wolf, Research
Scientist CERCS Center for
Experimental Research in
Computer Systems.



Dr. Paul McKenney,
Distinguished Engineer at IBM
Linux Technology Center



Dr. Rebecca Hartman-Baker,
Oak Ridge National Lab.
Women in Computing.



The Intel Academic Community introduces...

The Manycore Testing Lab

Cloud computing on 32-cores for academia

Industry demands the best...

- Bring a 32-core development environment directly into your classrooms, labs, or research facilities, for free!
- Give your students an edge — the opportunity to learn from an industry leader and gain practical experience with the latest technologies.
- Test and validate the scalability of your labs, publish your results with Intel, and do your part to advance computational sciences.

*Visit the **Intel booth** for the first ever, hands-on demo of the Manycore Testing Lab. Learn how you can transform your curriculum with remote access to the latest manycore technologies.*

Can your students compete?

Will they be prepared for a business world where manycore processors and parallel programming are ubiquitous?

Visit Us @ www.intel.com/software/academic



Manycore Testing Lab Configuration

