BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IT Center Events - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IT Center Events
X-ORIGINAL-URL:https://blog.rwth-aachen.de/itc-events/en
X-WR-CALDESC:Events for IT Center Events
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Berlin
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20150329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20151025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20160327T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20161030T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20170326T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20171029T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20161130
DTEND;VALUE=DATE:20161203
DTSTAMP:20260506T101019
CREATED:20210818T081523Z
LAST-MODIFIED:20210818T081911Z
UID:5183-1480464000-1480723199@blog.rwth-aachen.de
SUMMARY:aiXcelerate 2016
DESCRIPTION:  \nIntroduction into Claix 2016 and Tuning Workshop\nWed\, November 30 – Fri\, December 2\, 2016\nIT Center\nRWTH Aachen University\nsponsored by: \n \n\n\n\n\n\n\nIntroduction\nClaix2016\, the first stage of Claix\, short for Cluster Aix-la-Chapelle\, has been integrated into the RWTH Compute Cluster by NEC and went into production in November 2016.\nTherefore\,  we want to begin this year’s tuning workshop aiXcelerate 2016 with some introductory presentations before we then focus on tuning selected compute projects for the new machinery.\nWe are proud to announce HPC performance experts  Michael Klemm and Christopher Dahnken from Intel and René Puttin\, Daniel Tameling\, and Fredrik Unger from NEC to be available for the whole workshop. They will be complemented by experts of the HPC Team of the IT Center at RWTH Aachen University. \nPresentations will be given in English. \nMaterials\n\nAgenda – please find   agenda here >>>  \nPART I – 30.11.2016\n\n01. C.Terboven: Opening\n02. F. Unger\, NEC: CLAIX\n03. C.Dahnken\, Intel: Omni-Path and Intel MPI\n04. C.Dahnken\, Intel: Broadwell and Knights Landing (KNL)\n05. M.Klemm\, Intel: Intel Tools\n06. M.Klemm\, Intel: SIMD Vectorization with OpenMP\n07. P.Kapinos\, IT Center: Claix-HowTo\nPART II – 01.12.2016\n08. M.Klemm\, Intel: Performance Analysis in a Nutshell\n\n09. R.Puttin\, NEC:  Cache\n 10. R.Puttin\, NEC:  Report and Directives\nPART II – 02.12.2016\n11. M.Klemm\, Intel: Transactional Memory\n12. C.Dahnken\, Intel: LIBXSMM for CP2K\n\n\nPART I – open to everyone\nOn Wed\, Nov 30\, 10:00 – 16:00 we are pleased to welcome experts from NEC and Intel to give an overview into the configuration and the main components of the new HPC cluster and their usage.\nAgenda items will include introduction into overall configuration\, Intel OmniPath network\, Intel Broadwell and Intel Knights Landing processors.\nFurthermore\, Intel software tools for performance tuning\, targeted for these new components\, will be introduced and demonstrated. \nThis part of aiXcelerate is primarily directed towards any possible user of Claix-2016. \nPlease  register here >>> for PART I of aiXcelerate 2016. \nPART II – upon special invitation only\nThe main part of the aiXcelerate 2016 Tuning Workshop will focus on adaptation and performance tuning of selected compute projects upon special invitation only.\nMembers of approved compute projects for the JARA-HPC partition will be given priority.\n \nGiven the trend of modern Processors to contain more and more cores and wider vector units\, it becomes increasingly important to optimize code for these architectures to utilize the processor in an efficient way.\nIn our recent tutorial(s)\, e.g. the  PPCES 2016 event\, we discussed MPI and OpenMP parallelization in detail and already some optimization techniques and tools suitable to optimize for single node performance. In this workshop\, we will take a very detailed look at these topics and invite code projects to work together with experts on single node optimization and also on adaption to the new Intel OmniPath network. \nThis “bring-in your own code” workshop aims for you to participate with your own application code and optimize the code during the workshop with help from the HPC experts. The workshop will contain some talks presenting tools and techniques for code optimization\, but most of the time is reserved for code work on the RWTH Aachen compute cluster. \nAs we plan to accommodate several representatives from the user community\, we will have to time slice between the participants. Where needed\, we will give advice and then ask you to try it\, while we work with other attendees. Performance tuning is still a matter of some experimentation\, but we can give you advice on a best effort basis. Hopefully this will lead to a noticeable performance improvement\, but guarantees cannot be given. \nThe first hands-on session for porting and analyzing application codes starts on Wed\, Nov 30\, 16:00. During the following two days we will start at 9:00 in the morning and finish at about 17:30 in the afternoon. Thursday\, Dec 01 will end with an social dinner sponsored by ho-computers. \nPrerequisites and your Preparation in PART II\nAttendees are kindly requested to prepare and bring in their own code. It is assumed that you have a good working knowledge with MPI and/or OpenMP\, and C/C++ or Fortran\, whatever your compute project employs. To maximize the efficiency of the workshop\, we would like to ask you to prepare one or more test cases that reflect typical production runs\, but do not take too long to execute – in the ideal case\, a run should not take more than 5 to 10 minutes to finish. Members of the local HPC team will support  every accepted project in porting the code to the new machines of the RWTH Compute Cluster. By the start of the workshop the code should be ready to be analyzed. \nClaix-2016 consists mainly of two node types:\n(1) CLAIX2016-MPI: 600+ nodes have two Intel Xeon E5-2650v4 (Broadwell) processors (2\,2 GHz\, 12 cores each) with 24 cores in total and 128 GB main memory. \n(2) CLAIX2016-SMP: 8 nodes comprise eight Intel Xeon E7-8860v4 (Broadwell) processors (2\,2 GHz\, 18 cores each) each node has 144 cores in total and 1024 GB main memory. \nThe machines are all integrated into the RWTH Compute Cluster which is currently operated under CentOS 7.2 Linux\, so all codes need to run there. \nFurthermore\, we ordered some additional compute nodes equipped with 64 core Xeon Phi Knights Landing processors (KNL). But presumably those will not yet be available at the time of the tuning workshop.\nMost likely only one KNL system will be available on site for the workshop. \nPlease\, take these boundary conditions into consideration when preparing your test cases. \n\n\n\nRegistration\nPART I:   Please register here >>>(once registration is opended) if you want to participate in PART I of aiXcelerate 2016 on Wed\, Nov 30\, 10:00 – 16:00\n \nPART II: Participation in PART II is upon special invitation only. Participation of PART I is a prerequisite of taking part in PART II.\nWe plan to support up to ten compute projects. Each project can be represented by up to three participants.\nPlease contact Paul Kapinos (hpcevent@itc.rwth-aachen.de) if you have any questions.\nPARTII of the workshop will start on November 30\, 16:00  and end on December 2\, 2016\, 17:30.\nA social dinner sponsored by ho-computer will take place on Thursday\, Dec 1 in the restaurant Palladion. \n  \nCosts\n\nAttendance is free of charge and supported by our sponsors.\nTravel and accommodation are at your own expense. \nLinks to previous Events\n\n\nNehalem Tuning Workshop 2009 (n/a)\n\nHPC Tuning Workshop 2010\naiXcelerate – HPC Tuning Workshop 2011\naiXcelerate – HPC Tuning Workshop 2012 \naiXcelerate – HPC Tuning Workshop 2013 \naiXcelerate – HPC Tuning Workshop 2014 \naiXcelerate – HPC Tuning Workshop 2015 \naiXvectorize – Vectorization and Tuning Workshop 2015\naiXvectorize – Vectorization and Tuning Workshop 2016\n\n\nFeedback\n\nAfter the event we will ask you to provide your feedback. You will find a link to the web form here. \n\nTravel Information\nIf required\, please make your own hotel reservation.You can find some popular hotels listed here. You may find a complete list of hotels on the web pages of the Aachen Tourist Service. We recommend that you try to book a room in the “Novotel Aachen City“\, ” Mercure am Graben” or “Aachen Best Western Regence” hotels. These are adequate hotels with reasonable prices at a walking distance (20-30 minutes) to the IT Center through the old city of Aachen. An alternative is the hotel “IBIS Aachen Marschiertor” which is close to the main station\, which is convenient if you are travelling by train and also want to commute to the IT Center by train (3 trains per hour\, 2 stops) \nPlease\, download a sketch of the city (pdf\, 415 KB) with some points of interest marked.\nYou may find a description of how to reach us by plane\, train or car here.\nBus route 33 connects the city and the stop “Mies-van-der-Rohe-Straße” every 15 minutes.\nTrains between Aachen and Düsseldorf stop at “Aachen West” station which is a 5 minutes walk away from the IT Center.\nFrom the bus stop and the train station just walk uphill the “Seffenter Weg”. The first building on the left hand side at the junction with “Kopernikusstraße” is the IT Center.\n\nThe weather in Aachen is usually unpredictable. It is always a good idea to carry an umbrella. If you’ll bring one\, it might be sunny! \n\nContact\n\nPaul Kapinos\nTel.: +49 241 80 24915\nFax/UMS: +49 241 80 624375\nE-mail: hpcevent@itc.rwth-aachen.de
URL:https://blog.rwth-aachen.de/itc-events/en/event/aixcelerate-2016/
LOCATION:Seminarraum 003/004\, IT Center\, Kopernikusstraße 6\, Aachen
CATEGORIES:aiXcelerate,HPC Events
ORGANIZER;CN="HPC":MAILTO:hpcevent@itc.rwth-aachen.de
END:VEVENT
END:VCALENDAR